## WINTER - 19EXAMINATION <br> Model Answer

Subject Code:

## 22423



| $\begin{aligned} & \text { Q. } \\ & \text { No. } \end{aligned}$ | $\begin{aligned} & \text { Sub } \\ & \text { Q. N. } \end{aligned}$ | Answer | Marking Scheme |
| :---: | :---: | :---: | :---: |
| Q. 1 |  | Attempt any FIVE of the following: | 10-Total <br> Marks |
|  | a) | Define the operational amplifier parameters. i)Slew rate <br> ii) Input bias current | 2M |
|  | Ans: | i) Slew Rate: it is defined as the maximum rate of change of o/p voltage per unit time \& its 0.5 per volt/use [S.R= $=\infty$ ]. <br> ii) Input Bias Current: Input Bias Current is the average of the currents entering into the positive \& negative terminals of an op-Amp \& its value is 200 nA | 1M <br> Each |
|  | b) | Draw Wien bridge oscillator circuit using IC 741. | 2M |
|  | Ans: |  $f=\frac{1}{2 \pi R C}$ | 2M |
|  | c) | List four specifications of IC LM324. | 2M |

ENGINEERING

| Ans: | 1. Integrated with four Op-Amps in a single package <br> 2. Wide power supply Range <br> i) Singe supply -3 V to 32 V <br> ii) Dual supply $- \pm 1.5 \mathrm{~V}$ to $\pm 16 \mathrm{~V}$ <br> 3. Low Supply current -700 uA <br> 4. Single supply for four op-amp operation enables reliable operation <br> 5. Operating ambient temperature $-0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ <br> 6. Soldering pin temperature $-260^{\circ} \mathrm{C}$ (for 10 seconds - prescribed) | $\begin{array}{\|l\|} \hline 1 / 2 \mathbf{M} \\ \text { Each } \end{array}$ |
| :---: | :---: | :---: |
| d) | State the four applications of an instrumentation amplifier. | 2M |
| Ans: | The instrumentation amplifier can be used for other application such as <br> 1. Electronic weighing machine scale <br> 2 .Light, intensity meter <br> 3. Pressure monitoring \& controlling <br> 4. Temperature monitoring and controlling. <br> 5. Process Instrumentation in measurement of physical quantities. | $\begin{aligned} & 1 / 2 \mathbf{M} \\ & \text { Each } \end{aligned}$ |
| e) | State the four advantages of active filter over passive filter. | 2M |
| Ans: | Advantages of active filter over passive filter: <br> 1. Gain and frequency adjustment flexibility since the op-amp is able to providing gain; the input signal is not attenuated as in case of passive filters. <br> 2. Active filter is easier to tune or adjust as compare to passive filters. <br> 3. No loading problem because active filter provides excellent isolation between individual stages due to high input impedance. <br> 4. Active filters are small in size and less bulky (due to absence of "L") and rugged. <br> 5. Non floating input and output. | $\begin{aligned} & 1 / 2 \mathbf{M} \\ & \text { Each } \end{aligned}$ |
| f) | Define roll of rate and order of filter. | 2M |
| Ans: | 1. Roll of rate is the rate of change of gain with frequency. Roll of rate is always measured in dB/decade. <br> 2. The roll of rate is called the order of the filter. <br> It depends on the rate at which filter's gain changes with frequency. <br> For example: <br> i) If roll off rate is $-20 \mathrm{~dB} /$ decade or $+20 \mathrm{~dB} /$ decade then the filter is of 1 st order. <br> ii) If roll of rate is $-40 \mathrm{~dB} /$ decade or $+40 \mathrm{db} /$ decade then the filter is of 2 nd order and so on | 2M |
| g) | State the function of following pins of IC 555 <br> i) Threshhold <br> ii) Discharge | 2M |
| Ans: | i) Threshhold voltage- When positive going pulse is applied at this pin but it is more positive than reference voltage ( $2 / 3 \mathrm{vce}$ ) of upper comparator. Hence, o/p of upper comparator becomes high i.e. $S=0, R=1$. Due to this, flip-flop becomes reset that's why $\bar{Q}=1$ which goes to base of NPN transistor is ON \& the external capacitor ct starts discharging to transistor to words zero. At the same time, the o/p of timer goes low. <br> ii) Discharge- The external capacitor Ct is connected at this pin and capacitor discharge through this pin | 2M |


| Q. 2 | Attempt any THREE of the following: | 12-Total <br> Marks |
| :--- | :--- | :--- | :--- |


| a) | Describe the block diagram of op-amp. | 4M |
| :---: | :---: | :---: |
| Ans: | Block Diagram: <br> The OP-AMP is basically a different amplifier i.e. it will amplify the voltage which is differentially present between its input terminals. <br> 1. Input stage: The input stage is a dual-input, balanced output differential. The two inputs are inverting and non-inverting input terminals. This stage provides most of the voltage gain of the OP-AMP and decides the input resistance value $\mathrm{R}_{1}$. <br> 2. Intermediate stage: This is usually another differential amplifier. It is driven by the output of the input stage. This stage is a dual-input unbalanced output (single ended output) differential amplifier. <br> 3. Level shifting stage: Due to the direct coupling between the first two stages, the input of level shifting stage is an amplified signal with some non-zero dc level. Level shifting stage is used to bring this dc level to zero volts with respect to ground. <br> 4. Output stage: this stage is normally a complementary output stage. It increases the OPAMP. It also provides a low output resistance. | 1M <br> 3M <br> Explanation |
| b) | Explain with neat circuit diagram, the significance of virtual ground in an op-amp. | 4M |
| Ans: | Virtual ground concept:-In circuit point A is virtual ground. Figure shows inverting amplifier using op-amp. In this circuit non-inverting terminal is connected to the actual ground. Due to this potential of inverting terminal become zero. Thus, inverting terminal is not actually connected to the ground. There after its potential is zero. Thus point A is known as virtual ground point. This phenomenon of having zero potential without actually grounding is known as virtual ground concept. <br> Circuit diagram: | 3M <br> Explanation $\mathbf{1 M}$ |




| d) | Sketch the astable multivibrator using IC 555 and explain it. |
| :--- | :--- |
| Ans: | Circuit: |
| When the flip-flop is set, Q is high which drives the transistor Qd in saturation and the |  | capacitor gets discharged. Nowthe capacitor voltage is nothing but the trigger voltage. So while discharging, when it becomes less than $1 / 3$

$\mathrm{V}_{\mathrm{cc}}$, comparator 2 output goes high. This resets the flip-flop hence Q goes low and Q goes

## 2M

Explanation high.

The low Q makes the transistor off. Thus capacitor starts charging through the resistances $R_{A}, R_{B}$ and $V_{c c}$. As total resistance in the charging path is ( $R_{A}+R_{B}$ ), the charging time constant is $\left(R_{A}+R_{B}\right) C$.
Now the capacitor voltage is also a threshold voltage. While charging, capacitor voltage increases i.e. the threshold voltage increases. When it exceeds $2 / 3 \mathrm{~V}_{\mathrm{cc}}$, then the comparator 1 output goes high which sets the flip-flop. The flip-flop output Q becomes high and output at pin 3 i.e. $Q$ becomes low. High $Q$ drives transistor $Q_{d}$ in saturation and capacitor starts discharging through resistance $\mathrm{R}_{8}$ and transistor $\mathrm{Q}_{\mathrm{d}}$. Thus the discharging time constant is $R_{B} C$. When capacitor voltage becomes less than $1 / 3 \mathrm{~V}_{\mathrm{cc}}$, comparator 2 output goes high, resetting the flip-flop. This cycle repeats.

Thus. when capacitor is charging, output is high while when it is discharging the output is low. The output is a rectangular wave. The capacitor voltage is exponentially rising and falling.

| Q. 3 | Attempt any THREE of the following: | 12-Total <br> Marks |
| :--- | :--- | :--- | :--- |

OUR CENTERS :
KALYAN | DOMBIVLI | THANE | NERUL | DADAR


Equation for output of integrator as shown below where input is Vin and Rin input resistance and C is capacitor

$$
V_{\text {out }}=-\frac{1}{R_{i n} C} \int_{0}^{t} V_{i n} d t=-\int_{0}^{t} V_{i n} \frac{d t}{R_{i n}}
$$

By equation it is understood that output is proportional integration of input voltage.
Output of given input signal as shown below.

Input Signal | output)Signal


Sine Wave


| b) | Compare comparator and Schmitt trigger circuit (any four points). |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Ans: | Sr. <br> No | Parameter | Comparator | Schmitt Trigger |
|  | 1 | Feedback | Absent i.e. open loop | Present i.e. closed loop |
|  | 2 | Hysteresis | Absent | Present | (ied)


| c) <br> Ans: <br>  <br>  <br>  <br> d) | 3 | Number of reference | One | TWO (UTP and LTP) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4 | Application | Zero crossing detector, Level detector | Sine wave to Square wave generator, pulse counter |  |
|  | 5 | Definition | Comparator compare two signal one is called reference and other is called input signal | Schmitt trigger is inverting comparator with positive feedback |  |
|  | 6 | Noise Margin | Low | More |  |
|  | 7 | Level | single | Double |  |
|  | 8 | Diagram |  |  |  |
|  | Design a first order low pass filter at a cut off frequency 12 KHz with pass band gain '2'(assume $C=0.01 \mu \mathrm{~F})$ |  |  |  | 4M |
|  | $\begin{aligned} & \mathrm{F}_{\mathrm{h}}=12 \mathrm{Khz}, \mathrm{~A}_{\mathrm{f}}=2 \\ & \mathrm{~A}_{\mathrm{f}}=1+\mathrm{R}_{\mathrm{f}} / \mathrm{R}_{1} \\ & 2=1+\mathrm{R}_{\mathrm{f}} / \mathrm{R}_{1} \\ & \mathrm{R}_{2} / \mathrm{R}_{1}=1 \\ & \text { Assume } \mathrm{R}_{\mathrm{f}}=10 \mathrm{~K}=\mathrm{R}_{1} \\ & \mathrm{Fh}=1 / 2 \pi \mathrm{RC} \\ & 12 \mathrm{~K}=1 / 2 \pi \mathrm{RC} \\ & \mathrm{R}=1 / 2 \pi \mathrm{X} 12 \mathrm{KX} .01 \mu \mathrm{~F} \\ & \mathrm{R}=1.326 \mathrm{~K} \Omega \quad \text { Actual value }(1.2 \mathrm{~K} \Omega) \end{aligned}$ <br> Circuit Diagram: |  |  |  | 2 M <br> Resistor for feedback <br> (1M for formula) <br> 2M for Resistor of cut off frequency ( 1 for formula) |
|  | Explain the working of IC 555 as a voltage controlled oscillator(VCO) |  |  |  | 4M |


|  | Ans: | Diagram: - <br> A voltage controlled oscillator is an oscillator whose frequency is controlled by an input voltage. Basically, the voltage input into the VCO controls how many times a digital signal will oscillate in a given time period. It is basically astable multivibrator configuration in which pin 5 is connected to variable voltage terminal in which square wave generator which output frequency can vary by/varying voltage at pin 5 . <br> Voltage Controlled Oscillator <br> Pin 5 terminal is voltage control terminal and its function is to control the threshold and trigger levels. Normally, the control voltage is $++2 / 3 \mathrm{~V}_{\mathrm{CC}}$ because of the internal voltage divider. However, an external voltage can be applied to this terminal directly or through a pot, as illustrated in figure, and by adjusting the pot, control voltage can be varied. Voltage across the timing capacitor is depicted in figure, which varies between $+\mathrm{V}_{\text {control }}$ and $1 / 2 \mathrm{~V}_{\text {control }}$. If control voltage is increased, the capacitor takes a longer to charge and discharge; the frequency, therefore, decreases. Thus the fre-quency can be changed by changing the control volt-age. | 2M diagram <br> 2M <br> explanation |
| :---: | :---: | :---: | :---: |
| Q. 4 |  | Attempt any THREE of the following : | 12-Total Marks |
|  | a) | Compare open loop and closed loop configuration of operational | 4M |
| OUR CENTERS : Page 8/18 <br> KALYAN \| DOMBIVLI | THANE | NERUL | DADAR  <br> Contact -9136008228  |  |  |  |

4-


|  |  | Since no current is flow between inverting and non inverting terminal |
| :--- | :--- | :--- |

$\mathrm{I}_{1}=\mathrm{I}_{2}=\mathrm{I}$
Vi=R1X I
$V_{o}=R f$ X $+\mathrm{R}_{1} \mathrm{XI}$
Voltage Gain $=\mathrm{Vo} / \mathrm{Vi}=\left(\operatorname{Rf} \mathrm{XI}+\mathrm{R}_{1} \mathrm{XI}\right) / \mathrm{R} 1 \mathrm{X} \mathrm{I}$
$=(\operatorname{Rf}+\mathrm{R} 1) / \mathrm{R} 1$
$=1+\mathrm{Rf} / \mathrm{R} 1$
c) Explain the working of PLL as multiplier using block diagram.

4M
2M

| Ans: | Diagram:- <br> A frequency multiplier can be designed using a, PLL and a 'divided by N ' counter. The frequency divider is inserted between the VCO and phase detector of PLL circuit. Therefore, one input of the phase comparator is the input signal and the other is the output of 'divided by N ' counter. when the lock is established the input frequency fin equals the output of the counter fn . henee fin= $\mathrm{fn}=($ fout $) / \mathrm{N}$ where foutis the VCO output frequency, <br> Therefore, fout $=\mathrm{NX}$ fin. <br> Thus when the system is in lock, the VCO is actually running at the multiple of input frequency. The desired amount of multiplication can be obtained by selecting a proper divide by N network, where N is an integer. | 2M <br> 2M |
| :---: | :---: | :---: |
| d) | Draw the neat circuit diagram of first order high pass filter and explain its operation. | 4M |
| Ans: | Diagram:- <br> Inverting filter | 2M |

$G=1+\frac{R_{2}}{R_{1}}$
$f_{c}=\frac{1}{2 \pi R C}$


## Non Inverting Filter

Active high pass filter is the filter network with OP-Amp as active element. The High Pass filter filter is one whose output above cut off is constant and same as input or higher depending on the gain of amplifier.
For first order filter the Roll off rate 20 db per decay It consist of RC network at input and with feedback resistor for increase gain filter network can be connected at noninverting terminal where resistive network at inverting loop for gain control.
Equation for cutoff frequency
$\mathrm{Fc}=1 / 2 \pi \mathrm{R} 1 \mathrm{C}$


2 M for explanation with graph

4M
2M


PLL is Phase locked loop is basic closed loop system used for different frequency and phase control application. It consists of Phase detector, Low Pass filter and Voltage controlled oscillator circuits.

MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -

ENGINEERING

|  |  | Phase Detector: <br> The input signal 'Vi' with an input frequency ' Fi ' is conceded by a phase detector. Basically the phase detector is a comparator that compares the input frequency fi through the feedback frequency fo. The output of the phase detector is (fi+fo) which is a DC voltage. <br> Low Pass Filter: <br> The out of the phase detector, i.e., DC voltage is input to the low pass filter (LPF); it removes the high-frequency noise and produces a steady DC level, i.e., Fi-Fo. The Vf is also a dynamic characteristic of the PLL <br> VCO: <br> The output of the low pass filter, i.e., DC level is passed on to the VCO. The input signal is directly proportional to the output frequency of the VCO (fo). The input and output frequencies are compared and adjusted through the feedback loop until the output frequency is equal to the input frequency. Hence, the PLL works like free running, capture, and phase lock. |  |
| :---: | :---: | :---: | :---: |
| Q. 5 |  | Attempt any TWO of the following | $\begin{aligned} & 12 \\ & \text { Total Marks } \end{aligned}$ |
|  | (a) | Explain the function of sample and hold circuit by using op-amp. | 6M |
|  | Ans: | The n-channel MOSFET is driven by a control voltage VC acts as a switch. The control voltage VC is applied to the gate of the MOSFET. The circuit diagram can be split into three stages. First stage is the voltage follower second one is the switch and capacitor and the third one is a gain the voltage follower. When VC is high the MOSFET turns on and acts like a closed switch .This is sampling mode .The capacitor charges through the MOSFET to the instantaneous input voltage. As soon as $\mathrm{VC}=0$ the MOSFET turns off and the capacitor is disconnected from OPMP1 output. Capacitor cannot discharge through amplifier A2 due to its high impedance. Thus this is the hold mode in which the capacitor holds the latest sample value. The time period during which the voltage across capacitor is equal to input voltage is called sample period. The time period during which the voltage across capacitor is constant is called Hold period. | Circuit diagram-3M <br> Explanation <br> - 3M |
|  | (b) | Explain the circuit diagram of logarithmic amplifier using op-amp. | 6M |



The expression for the current passing through diode is always given by,

$$
I_{F}=I_{O}\left(e^{\frac{V_{F}}{V_{T} \eta}}-1\right)
$$

Where,

$$
\begin{gathered}
I_{F}=\text { Feedbackcurrentthroughdiode } \\
I_{O}=\text { Reversesaturationcurrent } \\
V_{F}=\text { Forwardvoltagedrop }
\end{gathered}
$$

$\eta=$ constant i.e. 1 for $\mathrm{Ge} \& 2$ for Si
$\mathrm{K}=$ Boltzmann's constant $=1.388^{*} 10^{-2}$
$\mathrm{T}=$ Temperature in Kelvin [273K $\left.=0^{\circ} \mathrm{C}\right]$
$\mathrm{q}=$ Electric charge $=1.692^{*} 10^{* 16} \mathrm{C}$
As $e^{\frac{V_{F}}{V_{T^{\eta}}}} \gg 1$

$$
\therefore I_{F}=I_{O}\left(e^{\frac{V_{F}}{V_{T} \eta}}\right)
$$

|  | $\frac{I_{F}}{I_{O}}=\left(e^{\frac{V_{F}}{V_{T \eta}}}\right)$ <br> Taking natural $\log$ on both side, $\begin{gathered} \log _{e}\left(e^{\frac{V_{F}}{V_{T} \eta}}\right)=\log _{e}\left(\frac{I_{F}}{I_{O}}\right) \\ \frac{V_{F}}{\eta V_{T}} \log _{e} e=\log _{e}\left(\frac{I_{F}}{I_{O}}\right) \end{gathered}$ <br> As $\log _{e} e=1$ $\therefore \frac{V_{F}}{\eta V_{T}}=\log _{e}\left(\frac{I_{F}}{I_{o}}\right)$ $\begin{equation*} V_{F}=\eta V_{T} \log _{e}\left(\frac{I_{F}}{I_{o}}\right) \tag{1} \end{equation*}$ <br> Now from figure, $V_{F}=V_{B}-V_{O}$ <br> $V_{F}=-V_{O}\left(\right.$ Since $V_{B}=0$ fromvirtualgroundconcept $)$ $\begin{equation*} \therefore V_{O}=-\eta V_{T} \log _{e}\left(\frac{I_{F}}{I_{o}}\right) \tag{2} \end{equation*}$ <br> Now apply KCL at node B, $\begin{gathered} I_{1}=I_{B}+I_{F} \\ \therefore I_{1}=I_{F} \\ \therefore \frac{V_{i}-V_{B}}{R_{i}}=I_{F} \end{gathered}$ $\therefore I_{F}=\frac{V_{i}}{R_{i}}\left(\text { Since } V_{B}=0 \text { fromvirtualgroundconcept }\right)$ <br> Put this into eqn 2 $V_{o}=-\eta V_{T} \log _{e}\left(\frac{V_{i}}{R_{i} I_{O}}\right)$ $\therefore V_{o} \propto \log _{e} V_{i}$ |  |
| :---: | :---: | :---: |
| (c) | Sketch the circuit diagram of active wide band reject filter and explain it. | 6M |

Q.6


Derivation for gain:
Apply KCL at node A, we get

$$
I_{1}=I_{F}+I_{B} \quad----(1)
$$

But ideally Input impedance of op amp is infinite, Therefore

$$
\begin{aligned}
I_{B} & =0 \\
I_{1} & \cong I_{F} \\
\frac{V i n}{R 1}-V 2 & =\frac{V 2-V o}{R F}
\end{aligned}
$$

According to virtual ground condition,

$$
\begin{gathered}
V 1=V 2=0 \\
\frac{V i n}{R 1}=\frac{-V o}{R F} \\
V_{o}=-\left(\frac{R_{F}}{R_{1}}\right) V_{i n}------(2) \\
A_{V}=\frac{V o}{\operatorname{Vin}}=-\left(\frac{R_{F}}{R_{1}}\right)-----(3)
\end{gathered}
$$

Where, Av is closed voltage gain

| (b) | Explain Schmitt trigger circuit using Op-amp and how UTP and LTP are calculated. | 6M |
| :--- | :--- | :--- |
| Ans: | Diagram: | $\mathbf{2 M}$ |



A Schmitt trigger converts an irregular shaped waveform into a square wave. It uses positive feedback. It is a special type of comparator in which the output changes from one saturation level to other depending on differential input voltage.
Before applying any input, the output is assumed to be small and positive. This is the output offset voltage. The differential voltage Vid is positive; hence the output is driven into $+V$ sat. At this instant, the potential at point A is

$$
V_{A}=\frac{R_{2}}{R_{1+} R_{2}} \cdot(+V s a t)
$$

This is called as upper threshold point or upper trigger point. When the input becomes more positive than UTP, the differential input is negative. Therefore, the output is driven in -Vsat. At this instant the potential at the point B

$$
V_{B}=\frac{R_{2}}{R_{1+} R_{2}} \cdot(-V s a t)
$$

This is the lower threshold point. The output remains at -V sat until input voltage becomes more negative than LTP.
When input crosses and becomes more negative than LTP, the differential input voltage is positive and the output becomes +V sat.
$\mathbf{V}_{\text {UTP }}$ and $\mathbf{V}_{\text {LTP }}$ is calculated by

$$
\begin{aligned}
& V_{U T P}=\frac{R_{2}}{R_{1+} R_{2}} \cdot(+V s a t) \\
& V_{L T P}=\frac{R_{2}}{R_{1+} R_{2}} \cdot(-V s a t)
\end{aligned}
$$

(c) Explain the circuit diagram of phase shift oscillator using op-amp.

\section*{|  | Ans: |
| :--- | :--- |}

$\square$


Explanation: The Op- Amp is used as an inverting amplifier. Therefore it introduces a phase shift of $180^{\circ}$ between its input and output.
The output of the inverting amplifier is applied at the input of the RC phase shift network. This network attenuates the signal at its input and feeds it to the amplifier input. The level of attenuation is decided by the feedback factor $\beta$. The gain of the inverting amplifier is decided by the values of RF and R1. This gain is adjusted in such a way that the product $|A \beta|$ is slightly greater than 1 . It can be proved that the value of feedback factor $\beta$ at the frequency of oscillations is $\beta=1 / 29$. For sustained oscillations, the loop gain $|A \beta| \geq 1$. Therefore, in order to make the loop gain $|A \beta| \geq 1$, the gain of the inverting amplifier A should be greater than or equal to 29 . Gain of the inverting amplifier is given by,
$|\mathrm{A}|=\mathrm{RF} / \mathrm{R} 1$
Therefore, RF / Rl $\geq 29$ or $R F \geq 29 R 1$
These values of RF and R1 will insure sustained oscillations.
The expression for frequency of oscillations of an RC phase shift oscillator using OPAMP is given by $\mathrm{Fo}=1 / 2 \pi \sqrt{ } \mathrm{RC}$

## Diagram- <br> 3M

## Explainatio n-3M

